

Notice of References Cited	Application/Control No. 10/667,152		Applicant(s)/Patent Under Reexamination LINES ET AL.	
	Examiner Aimee J. Li		Art Unit 2183	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,488,729	01-1996	Vegesna et al.	712/209
*	B	US-5,884,060	03-1999	Vegesna et al.	712/215
*	C	US-5,428,811	06-1995	Hinton et al.	712/23
*	D	US-6,167,503	12-2000	Jouppi, Norman P.	712/23
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Bauer, Jerry; Bershteyn, Michael; Kaplan, Ian; and Vyedin, Paul. "A Reconfigurable Logic Machine for Fast Event-Driven Simulation". ACM ©1998
	V	Ahlgren, D.C.; Dunn, J.; and Jagannathan, B. "SiGe Comes of Age in the Semiconductor Industry". Future Fab Intl. Volume 3 © 08 July 2002. http://www.future-fab.com/documents.asp?grID=215&d_ID=1329
	W	Kröning, Daniel. "Design and Evaluation of a RISC Processor with a Tomasulo Scheduler". ©January 1999. Chapter 2: The Scheduling Algorithm.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.